Part Number Hot Search : 
HC5515CP LPS25 2SC46 02001 1545CT 2N5447 XF001 HK160
Product Description
Full Text Search
 

To Download LV25200M Datasheet File

  If you can't view the Datasheet, Please click here to try to view without PDF Reader .  
 
 


  Datasheet File OCR Text:
 Ordering number : ENA0976
LV25200M
Overview
Bi-CMOS IC
Single chip Tuner IC for Car Radio
LV25200M is a tuner IC for car radio, which incorporates the AM/FM Tuner, PLL, AM/FM Noise Canceller (NC), FM Stereodecoder (MPX) , Multipath-noise Rejection Circuit (MRC) . This IC enables development of the low-cost analog tuner for OEM.
Functions
* AM+FM-FE+IF+NC+MPX+MRC+PLL
Features
* World-wide compatible tuners A single tuner module is enough to supply the world-wide compatible tuners. FM is compatible with US EURO, Japan bands while AM is compatible with LW, MW, SW, Weather-Band. With the image cancel mixer incorporated in FM MIX, the external RF AMP can be deleted. Compatible with RDS. PLL fast locking. * Self-contained type IF band variable filter incorporated Detects any neighboring interfering station and varies the IF filter band, enabling superior selectivity characteristic. * Auto alignment EEPROM necessary FM RF, VCO, Null-voltage, Mute-on, Mute-ATT, SNC, HCC, Station detector, Gain AGC sensitivity, CCB bus compatible * Reduced parts quantity Parts quantity reduced from our conventional products * Other functions AM noise canceller (genuine compatible)
* *
CCB is a registered trademark of SANYO Electric Co., Ltd. CCB is SANYO Semiconductor's original bus format. All bus addresses are managed by SANYO Semiconductor for this format.
Any and all SANYO Semiconductor Co.,Ltd. products described or contained herein are, with regard to "standard application", intended for the use as general electronics equipment (home appliances, AV equipment, communication device, office equipment, industrial equipment etc.). The products mentioned herein shall not be intended for use for any "special application" (medical equipment whose purpose is to sustain life, aerospace instrument, nuclear control device, burning appliances, transportation machine, traffic signal system, safety equipment etc.) that shall require extremely high level of reliability and can directly threaten human lives in case of failure or malfunction of the product or may cause harm to human bodies, nor shall they grant any guarantee thereof. If you should intend to use our products for applications outside the standard applications of our customer who is considering such use and/or outside the scope of our intended standard applications, please consult with us prior to the intended use. If there is no consultation or inquiry before the intended use, our customer shall be solely responsible for the use. Specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein stipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms and states that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.
D2607 TI IM 20071004-S00024 No.A0976-1/45
LV25200M
Specifications
Maximum Ratings at Ta = 25C
Parameter Maximum supply voltage Symbol VCC_H max VCC_L max Maximum input current Maximum output current Allowable power dissipation Operating temperature Storage temperature VIN max VO max Pd max Topr Tstg PIN 5, 77 PIN 21, 27, 50 PIN 17, 18, 19 PIN 20 (Ta85C) Conditions Ratings 8.7 5.7 -0.3 to +5.0 -0.3 to +6.5 950 -40 to +85 -40 to +150 Unit V V V V mW C C
Recommended Operating Conditions at Ta = 25C
Parameter Recommended supply voltage Symbol VCC_H VCC_L Operating supply voltage range VCcop_H VCcop_L Input High level voltage Input Low level voltage Input amplitude voltage Input pulse width Setup time Hold time VIH VIL VIN tW Tsetup Thold Conditions PIN 5, 66, 75, 76, 77 PIN 21, 27, 50 PIN 5, 66, 75, 76, 77 PIN 21, 27, 50 PIN 17, 18, 19 PIN 17, 18, 19 PIN 17, 18, 19 PIN 19 PIN 17, 18, 19 PIN 17, 18, 19 Ratings 8.0 5.0 7.5 to 8.5 4.5 to 5.5 2.5 to 4.0 0 to 0.8 0 to 4.0 0.45 or more 0.45 or more 0.45 or more Unit V V V V V V Vp-p s s s
Package Dimensions
unit : mm (typ) 3255
Reset at Power ON
V cop_H
17.2 60 61 41 40
V DD 4
0.8
14.0
V cop_L
14.0 17.2
V hmin
Voff
80 1 (0.83) 0.65 0.25 20
21
tPOR
0.15
3.0max
0.1
(2.7)
SANYO : QFP80(14X14)
Recommended Operating Conditions at Ta=25C, GND=0V
Parameter Operating supply voltage Symbol Vcop_H Vcop_L Internal logic voltage Internal register hold voltage Internal register reset voltage Internal register reset power ON time VDD4 Vhmin Voff tPOR Conditions PIN 5, 66, 75, 76, 77 PIN 21, 27, 50 PIN 13 PIN 13, Design reference value PIN 27, 50, Design reference value PIN 27, 50, Design reference value Ratings 7.5 to 8.5 4.5 to 5.5 3.7 to 4.3 VDD4 to 2.2 0 to 0.2 30 to 3000 Unit V V V V V s
No.A0976-2/45
LV25200M
AC Characteristics
Operating Characteristics at Ta=25C, VCC=8.0V, VDD=5.0V with the designated measuring circuit outside standard. Except that this measurement was made with the IC socket [Yamaichi Denki Kogyo Co., Ltd. IC51-0644-807]. Audio filter: IHF BPF used [FM characteristics] FM FE MIX input (NO-Dummy)
CCB Command IN3-1 IN3-2 IN3-3 IN3-4 IN3-5 IN1 IN2 Parameter 1-1 Current drain -8V 1-2 Current drain -5V 1-3 Demodulation output 1-4 Pin 52 RDS demodulation output 1-5 Channel balance 1-6 Total harmonic distortion factor 1-7 Total harmonic distortion (MONO) (ST) 1-10 AM suppression ratio 1-11 Muting attenuation (1) 1-12 Muting attenuation (2) 1-13 Muting attenuation (3) 1-14 Separation Att-1 Att-2 Att-3 Separation AMR CB THDFmmono (1) THDFmmono (2) MONO Vo-52 Symbol Icco-8V Icco-5V Vo-FM Conditions No input FM mode I5+I66+I75+I76+I77 No input FM mode I21+I27+I50 98.1MHz, 60dBV, 1kHz, 100%mod, pin 25 98.1MHz, 60dBV, 1kHz, 100%mod, pin 52 98.1MHz, 60dBV, 1kHz, pins 25 and 26 98.1MHz, 60dBV, 1kHz, 100%mod, pin 25 98.1MHz, 60dBV, 1kHz, 150%mod, pin 25 98.1MHz, 60dBV, 1kHz, 100%mod, 98.1MHz, 60dBV, 1kHz, 100%mod, pin 25, pilot=10% 98.1MHz, 60dBV, 1kHz, 100%mod, 30% in AM mode, fm=1kHz, pin 25 98.1MHz, 60dBV, 1kHz, with V33=02V, pin 25 attenuation 98.1MHz, 60dBV, 1kHz, with V33=02V, pin 25 attenuation 98.1MHz, 60dBV, 1kHz, with V33=01V, pin 25 attenuation 98.1MHz, 60dBV, mod=30%, pilot=10%, pin 25 output ratio [IN3-5 D0-5] Separation control adj 1-15 Stereo ON level 1-16 Stereo OFF level 1-17 Main distortion factor 1-18 SNC output attenuation 1-19 HCC output attenuation (1) FM HCC AttSNC ST-ON ST-OFF THD-Main L Pilot demodulation at which V39<0.5V is established Pilot demodulation at which V39>3.5V is established 98.1MHz, 60dBV, L+R=90%, pilot=10%, pin 25 98.1MHz, 60dBV, L-R=90%, pilot=10%, V28=3V0.6V, pin 25; standard for single block 98.1MHz, 60dBV, 10kHz, L+R=90%, pilot=10%, V29=3V0.6V, pin 25; standard for single block 1-20 HCC output attenuation (2) FM HCC 98.1MHz, 60dBV, 10kHz, L+R=90%, pilot=10%, V29=3V0.1V, pin 25; standard for single block 1-21 Input limiting voltage Vi-lim 98.1MHz, 60dBV, 30%mod, MIX input at which the input reference output is down by -3dB, V42=0V, V29=0V, with MUTE=OFF 1-22 Muting sensitivity Vi-mute MIX input level at V42=1V, non-mod 19 37 25 25 25 25 25 0.1 5 9.9 dBV 19 37 25 25 25 25 25 -6 -1 1 dBV 19 37 25 25 25 25 25 -14.5 -10.5 -6.5 dB 19 37 25 25 25 25 25 -6 -3 -0.5 dB 19 37 25 25 25 25 25 -10 -6 -2 dB 19 37 25 25 25 25 25 0.3 1.2 % 19 37 25 25 25 25 25 1 3 % 19 37 25 25 25 25 25 1.9 4.1 6.3 % 19 37 25 25 25 25 25 27 38 dB 19 37 25 35 25 25 25 -11 -6 -1 dB 19 37 25 35 25 25 25 -20 -16 -11.2 dB 19 37 25 25 14 25 25 -30 -25 -20 dB 19 37 25 25 25 25 25 54 61 dB 19 37 25 25 25 25 25 54 58 dB 19 37 25 25 25 25 25 60 67 dB 19 37 25 25 25 25 25 0.3 2.5 % 19 37 25 25 25 25 25 0.2 1 % 19 37 25 25 25 25 25 -1 0 1 dB 19 37 25 25 25 25 25 270 340 425 mVrms 19 37 25 25 25 25 25 220 277 350 mVrms 19 37 25 25 25 25 25 44.5 51 58 mA min 50 typ 62 max 74 Unit mA
19
37
25
25
25
25
25
1-8 Signal to noise ratio S/N-FM1-9 Signal to noise ratio S/N-FM-ST
Continued on next page. No.A0976-3/45
LV25200M
Continued from preceding page.
CCB Command IN3-1 IN3-2 IN3-3 IN3-4 IN3-5 IN1 IN2 Parameter 1-23 SD sensitivity IF count sensitivity 1-24 S-meter DC output Symbol SD-senFM IF-countsens.FM VSMFM-1 VSMFM-2 VSMFM-3 VSMFM-4 VSMFM-5 1-24 S-meter AC pin DC output VSMFM-A2 VSMFM-A3 VSMFM-A4 VSMFM-A5 1-25 S-meter inclination standard - 1 1-26 S-meter inclination standard - 2 1-27 Mute drive output 1-28 Noise convergence - 1 VMUTE-60 FM NOISE-20 S-curve2 S-curve1 VSMFM-A1 Conditions MIX input level at which SD pin is ON, shifter-adj, non-mod IF count sensitivity at MIX input, non-mod No input, pin 38 DC output non-mod 10dBV, pin 38 DC output non-mod 30dBV, pin 38 DC output nonmod [IN3-2 D0-4] S-meter shift-adj 50dBV, pin 38 DC output non-mod 80dBV, pin 38 DC output non-mod No input, pin 40 DC output non-mod 10dBV, pin 40 DC output non-mod 30dBV, pin 40 DC output non-mod 50dBV, pin 40 DC output non-mod 80dBV, pin 40 DC output non-mod Holds [IN3-2 D0-4] data, which was obtained by deducting (VSMFM-2) from VSM (VSMFM-3) Holds [IN3-2 D0-4] data, which was obtained by deducting (VSMFM-3) from VSM (VSMFM-4) 60dBV, pin 42 output DC output non-mod 60dBV.98.1MHz, 30%mod, input reference, output level of the input -20dBV, MUTE=OFF(42pin=GND) 1-29 N-AGC ON input VNAGC 98.1MHz, non-mod, MIX input level at which pin 1 becomes 0.6V or more 1-30 W-AGC ON input VWAGC 98.1MHz, non-mod, pin 38 =1.0V applied (Keyed on), MIX input level at which pin 1 becomes 0.6V or more 1-31 Image obstruction ratio-1 1-32 Image obstruction ratio-2 SD bandwidth - 1 BW-mute1 Removal amount of 108.1M +21.4MHz Removal amount of 90M -21.4MHz 98.1MHz, non-mod, 50dBV, Bandwidth at which SD pin is turned ON SD bandwidth - 2 BW-mute2 98.1MHz, non-mod, 50dBV, Bandwidth at which SD pin is turned ON 1-33 Conversion gain A.V. 98.1MHz, 60dBV, non-mod, FECF output 28 37 25 25 25 25 25 85 130 200 mVrms 20 37 23 25 38 25 25 130 200 270 dB 20 37 23 25 37 25 25 70 100 130 kHz 28 37 25 25 25 25 25 15 dB 21 37 25 25 25 25 25 15 dB 19 37 25 25 35 25 25 82 90 98 dBV 19 37 25 25 33 25 25 66 75 84 dBV 19 37 25 25 25 25 25 -14 -9 -4 dB 19 37 25 25 25 25 25 0.15 0.3 V 19 37 25 25 25 25 25 1 1.45 1.9 V 19 37 25 25 25 25 25 0.85 1.1 1.4 V 19 37 25 25 25 25 25 4.8 V 19 37 25 25 25 25 25 3.05 V 19 37 25 25 25 25 25 1.51 1.78 2.1 V 19 37 25 25 25 25 25 0.85 V 19 37 25 25 25 25 25 0.45 V 19 37 25 25 25 25 25 4.8 V 19 37 25 25 25 25 25 3.3 V 19 37 25 A1 25 25 25 1.8 1.85 1.9 V 19 37 25 25 25 25 25 0.75 V 19 37 25 25 25 25 25 0.5 V 20 37 25 19 25 25 25 16 dBV min 20 typ 25 max 30 Unit dBV
20
37
25
25
25
25
25
Continued on next page.
No.A0976-4/45
LV25200M
[FM IF Filter characteristics] FM IF input
CCB Command IN3-1 IN3-2 IN3-3 IN3-4 IN3-5 IN1 IN2 Parameter 2-1 IF variable filter gain-narrow band Symbol FIL-G-N Conditions 70dBV, pin 54 AC (450kHz) output non-mod, After CF adjustment, fit in through BW/G adjustment. Narrow-Fix MODE 2-2 IF variable filter FIL-BW-N Pin 54 -AC output monitor. Confirm the 2dB or more level down at the 25kHz point with reference to the center frequency of 450kHz. -3dB bandwidth. Narrow-Fix MODE 2-3 IF variable filter FIL-BW-W Pin 54-AC output monitor. Confirm no level down exceeding 3 dB at the 80kHz point with reference to the center frequency of 450kHz. -3dB bandwidth. Wide-Fix MODE 19 37 23 25 25 25 25 3 dB 19 37 21 25 25 25 25 2 dB min 79 typ 84 max 89 Unit
19
37
21
25
25
25
25
[NC block] NC input (48pin), S-meter AC input (40pin)
CCB Command IN3-1 IN3-2 IN3-3 IN3-4 IN3-5 IN1 IN2 Parameter 3-1 FM NC gate time Symbol FM GATE Conditions NC input, pulse cycle=1kHz, 38pin=2V applied, pulse width=1s, at 100mVp-o pulse input (after MVCO adjustment) 3-2 FM NC noise sensitivity SN-DETOUT NC input (pin 48), 38pin=2V applied, measure the pulse input level at which the noise canceller starts operation, pulse cycle=1kHz, pulse width=1s 3-3 FM NC noise sensitivity SN-Vsm S-meter (AC) input (pin 40), 38pin=0V applied, measure the pulse input level at which the noise canceller starts operation, pulse cycle=1kHz, pulse width=1s 3-4 AM NC gate time AM GATE(1) S-meter (AC) input (pin 40), pulse cycle=1kHz, pulse width=1s, measurement at pin 33. 38pin=1.5 3-5 AM NC noise sensitivity SN S-meter (AC) input (pin 40), measure the pulse input level at which the noise canceller starts operation, pulse cycle=1kHz, pulse width=1s 36 37 26 26 26 26 26 24 mVp-o 36 37 26 26 26 26 26 345 450 555 s 19 37 25 25 25 25 25 46 mVp-o 19 37 25 25 25 25 25 17 30 43 mVp-o min 36 typ 40 max 44 Unit s
19
37
25
25
25
25
25
[Multipath-noise rejection circuit] MRC input (pin 41)
CCB Command IN3-1 IN3-2 IN3-3 IN3-4 IN3-5 IN1 IN2 Parameter 4-1 MRC output 4-2 MRC operation level Symbol VMRC MRC-ON Conditions Pin 39 voltage when 3.5 V is applied to V38 SG (AG5) out level when pin 38 =5V and pin 39=2.6V, f=70kHz 19 37 25 25 25 25 25 50 71 100 mVrms min 2.76 typ 2.96 max 3.16 Unit V
19
37
25
25
25
25
25
No.A0976-5/45
LV25200M
[AM characteristics] AM AMANT input
CCB Command IN3-1 IN3-2 IN3-3 IN3-4 IN3-5 IN1 IN2 Parameter 5-1 Practical sensitivity 5-2 Detection output 5-3 AGC-F.O.M Symbol S/N-30 Vo-AM VAGC-FOM Conditions 1MHz, 30dBV, fm=1kHz, 30%mod, pin 25 1MHz, 74dBV, fm=1kHz, 30%mod, pin 25 1MHz, 74dBV, output reference, input width at which the output decreases by 10dB, pin 25 5-4 Signal-to-noise ratio 5-5 Total harmonic distortion ratio - 1 5-6 Total harmonic distortion ratio - 2 5-7 AM HCC output attenuation 5-8 S-meter DC output VSMAMDC-1 VSMAMDC-2 VSMAMDC-3 5-9 S-meter AC output VSMAMAC-1 VSMAMAC-2 5-10 Wide band AGC sensitivity 5-11 SD sensitivity SD-senAM 1MHz, ANT input level at which the SD pin is turned ON 37 37 26 26 26 26 26 25 30 35 dBV AM HCC THD-AM-2 S/N-AM THD-AM-1 1MHz, 74dBV, fm=1kHz, 30%mod 1MHz, 74dBV, fm=1kHz, 80%mod 1MHz, 120dBV, fm=1kHz, 80%mod 1MHz, 74dBV, fm=4kHz, 30%mod, V29=3V0.6V, 25pin No input, 38pin DC output 1MHz, 30dBV, non-mod, 38pin DC output 1MHz, 130dBV, non-mod, 38pin DC output No input, 40pin DC output 1MHz, 74dBV, non-mod, 40pin DC output W-AGCsen1 1.4MHz, input at V48=0.7V 36 37 26 26 26 26 26 82 92 102 dBV 36 36 37 37 26 26 26 26 26 26 26 26 26 26 0 0.75 0.5 V V 36 37 26 26 26 26 26 2.85 3.6 4.9 V 36 36 37 37 26 26 26 26 26 26 26 26 26 26 0 1.2 0.1 1.5 0.5 1.9 V V 36 37 26 26 26 26 26 5 9 13 dB 36 37 26 26 26 26 26 0.5 1.5 % 36 37 26 26 26 26 26 0.3 1 % 36 37 26 26 26 26 26 51 60 dB 36 37 26 26 26 26 26 50 54.5 59 dB 36 37 26 26 26 26 26 84 105 131 mVrms min 20 typ max Unit dB
36
37
26
26
26
26
26
Function
1. AM / FM front-end block
FM Image rejection Mixer AM Double balance Mixer Pin diode drive AGC output Keyed AGC adjustment Differential IF amplifier Wide AGC sensitivity setting Narrow AGC sensitivity setting Local oscillator FM Local OSC divider AM Local OSC divider 4 bit DAC 4 bit DAC 160MHz to 260MHz 1/1 1/2 1/3 1/10, 1/8, 1/6, 1/4 4 bit DAC
2. FM IF block
IF Limiter Amplifier 6 stages S-meter shifter S-meter output (DC/AC) Multipath detector (dedicated FM S-meter) Quadrature detector AF preamplifier (Audio mute) AFC output Variable bandwidth control CF adj-5bit DAC BW/Gain adj-5bit DAC Gain adj-3bit DAC (for setting filter) Vnull adj-5bit, QDP adj-4bit 450kHz 5 bit DAC
Continued on next page.
No.A0976-6/45
LV25200M
Continued from preceding page.
Soft mute setting Mute attenuation setting IF counter buffer (FM circuits) SD (IF counter buffer activation level) setting SD output (active-high) (also used by AM circuits) IF output Driver for DSP (AF out, non-muting) SD: Station Detector IF Gain 4 bit DAC 5 bit DAC 6 bit DAC 10.7MHz 5 bit DAC -0.5dB to -25dB
3. AM Block (back end of AM tuner)
Double balance 2nd mixer IF amplifier AM detector RF Narrow AGC Wide AGC Pin diode drive AGC output S-meter output IF counter buffer SD (IF counter buffer activation level) setting SD output (active-high) Detector output frequency adjusting pin (Low-cut, De-emphasis) 5 bit DAC 2 bit DAC 450kHz 4 bit DAC 4 bit DAC 4 bit DAC
4. FM NC
High-Pass-Filter (1st-order) Delay circuit of Low-Pass-Filter (4th order) Noise-AGC (Sensitivity:2 Bit-control) Pilot signal compensation Noise sensitivity setting Modulation index 2 bit DAC
5. AM NC
AM Noise canceller Gate-Time AM Noise canceller OFF Level 6 bit DAC 5 bit DAC
6. MPX
VCO (Free-Run Frequency:6 Bit-control) Level following pilot canceller Automatic stereo/mono switching VCO oscillator stop (AM mode) Forced monaural Stereo indicator (active-low) Anti-birdie filter (f=114kHz, 190kHz) SNC (stereo noise control) HCC (high-cut control) Separation setting 5 bit DAC 5 bit DAC 6 bit 64 steps 6 bit DAC 2 bit (3 step adj.) 304kHz
7. MRC (Multipath-noise Rejection Circuit)
Noise Amplifier Gain (sensitivity setting) DC Level-Shifter SNC driving Time constant control circuit 2 bit 4 step 2 bit 4 step
No.A0976-7/45
LV25200M
Pin Function
Pin No. 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 FM-ANT-D FM-RF-AGC GND (FE) AM-MIX-IN2 OSC-VCC AM/FM-OSC (B) AM/FM-OSC (C) PLL-LPF FM FET AM FET CPAM CPFM PLL VDD ST/SD, VCO monitor and PLL-TEST Sep.-ADJ. GND (Analog) CE DI CL DO VCC (X'tal) X'tal-OUT X'tal-IN GND (X'tal) MPX-L-OUT MPX-R-OUT VCC 5V (Digital) SNC HCC MPX-PCO1 MPX-PCO2 GND (Digital) NC-Gate- monitor MPX-PLL-IN HCC capacity Noise-Sens. Noise-AGC Vsm (Main) MRC-OUT Vsm2 (Sub) Function name Block FE FE --AM --FE FE PLL PLL PLL PLL Common MPX PLL MPX --PLL PLL PLL PLL --X'tal X'tal --MPX MPX --MPX MPX MPX MPX --NC MPX MPX NC NC IF MRC IF Pin-No. 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 MRC-AC-IN Mute-Drive AFC QD-Cap. QD-Cap. Vref 2.7V IF-Det-OUT NC-IN Mod.-Index VCC 5V (Analog) Interfering signal detected RDS-OUT PLL-TEST IF Filter OUT AM-IFAGC (load for Vt setting) Pilot-Det/AM-LC IF-AGC AM-W-AGC AM-RF-AGC (BYPASS) AM-IF-IN AM-IN-IN2 FM-IF-IN (BYPASS) FM-IF-IN AM-2nd-MIX-IN AM-RF-AGC 1st-IF-OUT AM-MIX2-OUT Vref 4.9V RF-DAC1 AM-2nd-MIX-IN (BYPASS) RF-DAC2 IF-IN(BIAS) FM-1st-IF-IN AM-ANT-D and PLL-TEST N-AGC-IN MIX-OUT MIX-OUT VCC (8V) AM-MIX-IN FM-MIX-IN FM-MIX-IN Function name Block MRC IF IF IF IF Common IF NC NC --FIL IF PLL FIL AM MPX/AM AM AM AM AM AM IF IF AM AM FE AM Common FM AM FM FE FE AM FE FE FE --AM FE FE
No.A0976-8/45
LV25200M
Block Diagram
No.A0976-9/45
LV25200M
Pin Discription
Unit (Resistance: , Capacitance: F)
Pin 1 Function Antenna Damping Drive pin Discription Pin 2: Antenna damping current flows when the RF AGC voltage becomes VCC-Vbe. Internal Equivalent Circuit
2
RF AGC
RF AGC voltage. Voltage=Hi (around 8V) with AGC OFF. The voltage lowers when a level is inserted into the AGC circuit. AGC is applied at the voltage of VCCVbe.
3 5 6 7
FE.GND OSC VCC FM/AM OSC IN FM/AM OSC OUT OSC dedicated VCC OSC pin
FE GND(F.E.) 8V VCC (VCO.)
Continued on next page.
No.A0976-10/45
LV25200M
Continued from preceding page.
Pin 8 Function Tuning voltage output LPF output 9 FET for FM AM: PLL filter formed with pins 10 and 11. In this case, 10 FET for AM the low pass filter is formed with the internal impedance (100k) and external capacity. 11 Charge pump for FM Simultaneous use of AM and FM filters (pins 9 to 12) is possible through mode changeover. In this case, internal impedance (100k) is short-circuited. 12 Charge pump for AM FM: PLL filter formed with pins 9 to 12 (Pins 10 and 11 to be left OPEN) Discription
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
13
VDD for PLL
PLL regulator output (4V)
14
AM/FM SD pin STEREO indicator & VCO Monitor
STEREO indicator at reception: Low: STEREO High: MONO At SEEK: AM/FM SD ON=High OFF=Low Pin 14 output is output from DO (for SD information output). VCO monitor (at IN3-5 D6=H) Saw-tooth wave of MPX-VCO frequency is output, which is monitored for VCO adjustment (Adjust with IN3-5 D0-5.)
15
Separation adjustment pin
The input level of sub-decoder is varied through BIT control. (The output level of MONO and MAIN remains unchanged.)
Continued on next page.
No.A0976-11/45
LV25200M
Continued from preceding page.
Pin 16 17 Function N.C, MPX, MRC And PLL-GND CE Pin to set the high level during serial data input (D1) to LV25200M or serial data output (DO). Discription
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
18
DI
Input pin for serial data for transfer from the controller to LV25200M
19
CL
Clock for synchronization with the data during serial data input (DI) to LV25200M or serial data output (DO)
20
DO
Output pin of serial data to be transferred from LV25200M to the controller
21 22
VCC 5V X'tal-OSC-OUT
X'tal-OSC dedicated VCC Connect X'tal oscillator for 20.5MHz between pins 22 and 23.
23
X'tal-OSC-IN
Connect capacitors, each 12pF, between pins 22 and 23 and GND.
24
GND
X'tal-OSC dedicated GND
Continued on next page.
No.A0976-12/45
LV25200M
Continued from preceding page.
Pin 25 26 Function MPX output (LEFT) MPX output (RIGHT) MPX output Output impedance changed over with the de-Emphasis changeover Bit (IN3-4 D20) Low=3.3k High=5k (The figure in the right shows a case of 5k.) (50/75s changeover with the external capacity of 0.015F) Discription
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
27 28
VCC2 (5V) SNC control input pin
VCC for PLL and Digital system VCC With the pin 28 input voltage, the attenuation of (L-R) Decode is controlled. Decrease Separation. The noise felt in the Stereo mode is reduced. (Threshold can be controlled with 5Bit.)
29
HCC control input pin
With the pin 29 input voltage, attenuation of the high pass component is controlled. At weak input, high pass is cut to reduce the noise feeling. Same control for FM/AM HCC (f characteristics changed over automatically between AM and FM modes.) (Threshold can be controlled with 5Bit.)
30 31
Phase-Comparator for MPX
32 33
GND NC-Gate Trigger-OUT Normal: High (VDD potential) Gate: Low (0V) Note) Monitor output is not made unless the Bit setting of Pilot-Cancel is set to 11 (PICAN=OFF).
Continued on next page. No.A0976-13/45
LV25200M
Continued from preceding page.
Pin 34 Function MPX-PLL input Discription LPF formed with internal resistance 30k and pin 34 eternal capacity HPF formed by subtracting the above LPS passage signal from the Composite signal. Supply to MPX-PLL circuit
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
35
HCC capacitor pin
With pin 35 external capacity, High-Cut frequency characteristics are set. The value of internal resistance R35 is changed over in AM/FM mode: FM mode: R35=30k AM mode: R35=100k
36
Noise detection sensitivity
With the noise sensitivity setting pin of pin 36, set the medium electric field (about 50dB). Then, with the AGC-Adj pin of pin 37, carry out setting in the weak field (20 to 30dB).
37
AGC adj pin
38
AM/FM S-meter (DC)
Current drive type S-meter output
Pin 38: Eliminate the AC component by external capacity
40
AM/FM S-meter (AC)
Pin 40: Leaves the AC component (Pin for NC noise extraction and for multipath noise extraction)
Continued on next page.
No.A0976-14/45
LV25200M
Continued from preceding page.
Pin 39 Function MRC output (for SNC Control) Discription Time constant for Multipath-Noise Detector is determined with the following: 100 and C2 during discharge Iconst and C2 during charge Iconst can be changed over with 2Bit (MRC-Time-Constant)
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
41
MRC AC input pin
From AC-S-meter (pin 40), enter the AC component. Amp-Gain, and frequency characteristics are determined with C41, (R41+1k [internal resistance]) and 30k (internal resistance). Amp-Gain can be controlled with 2Bit.
42
Mute Drive
1 The MUTE time constant is determined as follows by CR: * Attack time TA=10k (R1) x C42 * Release time TR=50k (R2) x C42 2 Noise convergence adjustment 3 MUTE OFF function MUTE is turned OFF when pin 42 is shortcircuited with GND.
43
AFC
Null voltage As compared with pin 46 2.7V
Continued on next page.
No.A0976-15/45
LV25200M
Continued from preceding page.
Pin 44 45 Function FM DET capacity Discription FM quadrature detection capacity
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
46
Vreg (2.7V)
2.7V regulator
47
FM/AM DET OUT
AM/FM detection output Output impedance Low impedance in the FM mode 10k in the AM mode
48
Noise canceller input
Noise Canceller Input Input impedance 50k
Continued on next page.
No.A0976-16/45
LV25200M
Continued from preceding page.
Pin 49 Function MOD INDEX Discription Set the detection output level as DC output. C49 is the DC smoothing capacitor. (Used for control of the IF band variable filter)
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
50 51
VCC (5V) Analog system Undesire Det Set the over-100kHz detection output noise level as DC output. C51 is the DC smoothing capacitor. (Used for control of the IF band variable filter)
52
RDS OUT
FM detection output that is not passed through Mute AMP. * This output is not affected by the time constant due to muting.
53
PLL TEST PIN
Test pin
Continued on next page.
No.A0976-17/45
LV25200M
Continued from preceding page.
Pin 54 Function PLL TEST PIN (IF band variable filter output) IN3-1 Monitor * IF_FIL IF band variable filter output monitor (AC output) Discription
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
55
AM IFAGCBYPASS
IF AGC voltage DC smoothing capacitor pin
57
AM IF AGC
TR1; Time constant changeover at Seek switch diode; 2.2F Discharging diode 1 At reception Time constant depends on the external LPF composition of pins 55 to 57. 2 Seek Time constant is 57pin (C57) x 10
56
AM LC FM Pilot Det
AM LC; Frequency characteristics of unnecessary voice band of 100Hz or less is changed to produce the clear sound in the AM mode. AM LC f characteristic; Fc=1/(2 *2.5K*C56) Pilot Det; Insertion of 1M between pin 56 and GND causes the forced MONO mode. For C56, 0.47F or more is recommended.
58
AM W-AGC
AMP for W-AGC pickup incorporated
Continued on next page.
No.A0976-18/45
LV25200M
Continued from preceding page.
Pin 59 Function AM RFAGC BYPASS Discription RF AGC rectifier capacitor Determination of the distortion ratio during low-frequency modulation Increase C59 and C64; Distortion improved Response slow Decrease C59 and C64; Distortion worse Response quick
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
64
RF AGC
RF AGC rectifier capacitor Determination of distortion ratio during low-frequency modulation Increase C59 and C64; Distortion improved Response slow Decrease C59 and C64; Distortion worse Response quick
60 61
AM IF AMP IN
AM 450kHz AMP input Input impedance=2k
62 63
FM 2nd MIX input FM AMP input
FM 2nd MIX 10.7MHz 450kHz FM AMP (10.7MHz) AMP for S-meter voltage
65
AM/FM 1st IF AMP OUTPUT
Output impedance=330
Continued on next page.
No.A0976-19/45
LV25200M
Continued from preceding page.
Pin 66 Function AM 2nd MIX OUT Discription MIX coil connected to pin 66 MIX output must be connected to (VCC).
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
67
Vref 4.9V
4.9V regulator
63 69
AM 2nd MIX input /AM AGC pick up
AM MIX input AMP for AM N-AGC pickup Input impedance 10k
68
RF DAC1
8bit DAC
70
RF DAC2
8bit DAC
71 72
FM/AM 1st IF AMP IN
10.7M AMP for FM/AM Input impedance=330
Continued on next page.
No.A0976-20/45
LV25200M
Continued from preceding page.
Pin 73 output Function AM antenna damping For pin diode drive I73=6mA ANT damping current Discription
Unit (Resistance: , Capacitance: F)
Internal Equivalent Circuit
74
FM N-AGC IN
AMP for N-AGC pickup incorporated
75 76
FM/AM 1st MIX OUT
FM/AM MIX OUT (common)
77 78
VCC (8V) FM FE, AM AM 1st MIX IN AM MIX input Input impedance=10k
79 80
FM MIX IN FM W-AGC pick up
FM MIX input FM W-AGC pickup Input impedance=10k
No.A0976-21/45
LV25200M
FM/AM level Diagram
No.A0976-22/45
LV25200M
Serial Bus Data Timing
CE: Chip enable CL: Clock <>
VIH tCH CL VIH DI VIL DO tSU tHD VIL VIH VIL VIH tCL
DI: Input data DO: Output data
CE
VIL VIH tES VIH
VIL
tEL
tEH
tDC
tDH
tLC Old New
Internal data latch
<>
CE tCL CL VIH VIL VIH DI VIL DO tSU tHD VIH tCH VIH
VIL VIH tEH
VIH
VIL
VIL
tEL
tES
tDC
tDH
tLC Old New
Internal data latch
Parameter Data setup time Data hold time Clock L level time Clock H level time CE wait time CE setup time CE hold time Data latch change time Data output time
Symbol tSU tHD tCL tCH tEL tES tEH tLC tDC tDH DO, CL DO, CE DI, CL DI, CL CL CL CE, CL CE, CL CE, CL
Pin
Conditions
min 0.45 0.45 0.45 0.45 0.45 0.45 0.45
typ
max
unit s s s s s s s s s
0.45 Varies depending on the pullup resistance 0.2
No.A0976-23/45
LV25200M
Serial Data I/O Method
This is the Sanyo Audio IC serial bus format. Data I/O is made with CCB (Computer Control Bus). LV25200M is the 8-bit address type CCB.
I/O mode [1] [2] [3] [4] IN1 IN2 IN3 OUT B0 0 1 1 0 B1 0 0 0 1 B2 0 0 0 0 Address B3 1 1 1 1 A0 0 0 0 0 A1 1 1 1 1 A2 0 0 1 0 A3 0 0 0 0 * 32-bit data input * Control data input (serial data input) mode. PLL setting * 32-bit data input * Control data input (serial data input) mode, set by the tuner * 32-bit data input with sub-address * Output data (serial data output) mode * Output of data corresponding to the clock amount. Max 48 bits Description * Control data input (serial data input) mode. PLL setting
I/O mode determination CE
CL
DI
B0
B1
B2
B3
A0
A1
A2
A3 First Data IN1/2
DO First Data OUT
i) Serial data input (IN1/IN2/IN3) tSU, tHD, tES, tEL, tEH, > 0.45s tLC < 0.45s
tE L CE t ES t EH
CL tSU DI B0 t HD B1 B2 B3 A0 A1 A2 A3 P0 P1 P2 P3 * CTS GT0 GT1 t LC Internal data
ii) Serial data output (OUT) tSU, tHD, tES, tEL, > 0.45s tDC, tDH < 0.2s (*1)
tE L CE t ES t EH
CL t SU DI B0 t HD B1 B2 B3 A0 A1 A2 A3 t DC DO (*2) I5 I4 t DH AD13 A D12 AD11 AD10 (*2)
(*1) As the DO pin is the Nch open drain pin, so that the data change time varies depending on the pull-up resistance and substrate capacity. (*2) Normally, keep the DO pin in the OPEN state.
No.A0976-24/45
LV25200M
bit specification IN1 setting BBBB 0123 CTE 0 1 DVS 0 1
OSC dividing ratio control for AM A 0 A 1 A 2 A 3 OSD D1 OSC D2 0 0 1 1 0 1 0 1 Dividing ratio 10-division 8-division 6-division 4-division
IF count reset IFcount start
Program-CTR stop Program-CTR normal operation
0
0
0
1
0
1
0
0
Address Code
D1-10
D1-11
D1-12
D1-13
D1-14
D1-15
D1-16
D1-17
D1-18
D1-19
D1-20
D1-21
D1-22
D1-23
D1-24
D1-25
D1-26
D1-27
D1-28
D1-29
D1-30
D1-31
D1-0 P0
D1-1 P1
D1-2 P2
D1-3 P3
D1-4 P4
D1-5 P5
D1-6 P6
D1-7 P7
D1-8 P8
D1-9 P9
WEATHER
DIV_SW3
OSC D1
OSC D2
MODE1
MODE2
AM/FM
SEEK1
SEEK2
DVS
CTE
P10
P11
P12
P13
P14
P15
R0
R1
R2
R3
Initial data at power ON
L
L
L
L
L
L
L
L (1)
L
L
L
L
L
L
L
L
L
H
L (3)
L
L (4)
L
L
L
H
L (7)
L
L (8)
L
L
L (9)
(2)
(5) (6)
Setting Program-CTR divisions (272 to 65535 divisions) 0000 1000 1000 0000 272-division : : 0010 1111 1000 0000 500-division : : 0001 0111 1100 0000 1000-division : : 0000 1011 1110 0000 2000-division : : 1010 1010 1010 1010 21845-division : : 0101 0101 0101 0101 43690-division : : 1111 1111 1111 1111 65535-division
Reference frequency setting 0000 Do not use 1000 100kHz 0100 50kHz 1100 25kHz 0010 12.5kHz 1010 6.25kHz 0110 3.125kHz 1110 3.125kHz 0001 10kHz 1001 Do not use 0101 5kHz 1101 1kHz 0011 Do not use 1011 Do not use 0111 Do not use 1111 Do not use
AM/FM 0 FM 1 AM PLL filter changeover MODE1 0 0 1 1 1 1 0 0 0 0 MODE2 AM/FM SEEK1 SEEK2 AM filter FM filter 0 0 0 0 0 0 1 1 1 1 0 1 0 0 0 1 0 0 0 1 * * 1 0 1 * 1 0 1 * * * 1 1 0 * 1 1 0 * OFF ON OFF OFF ON ON OFF OFF ON ON ON OFF ON ON OFF OFF ON ON ON ON Tuner mode changeover SEEK1 0 1 0 1 SEEK2 0 0 1 1 IFBC output Do not use STOP RDS SEEK
OSC ratio control for AM/FM/WB WEATHER DIV_SW3 0 0 1 1 0 1 0 1 Dividing ratio 2-division 3-division 1-division 1-division
* Select "1" for WB: Weather Band
* Don't care
No.A0976-25/45
LV25200M
Dead zone control IN2 B 0 DZ0 B 1 B 2 B 3 A 0 A 1 A 2 A 3 AM-SD-SPEED 0 Normal 1 fast FM AGC ON 0 Normal 1 ON AM AGC ON 0 Normal 1 ON 0 1 0 1 DZ1 0 0 1 1 Dead zone DZA DZB DZC DZD Charge pump control 0 Normal 1 Low-level
1
0
0101 Address Code
0
0
D2-10
D2-11
D2-12
D2-13
D2-14
D2-15
D2-16
D2-17
D2-18
D2-19
D2-20
D2-21
D2-22
D2-23
D2-24
D2-25
D2-26
D2-27
D2-28
D2-29
D2-30
D2-31
D2-0 0
D2-1 0
D2-2 0
D2-3 0
D2-4 0
D2-5 X_SW_0
D2-6 X_SW_1
D2-7 X_SW_2
D2-8 SDSPEED
D2-9 0
AMAGC_ON
FMAGC_ON
TEST0
TEST1
TEST2
PDC0
PDC1
CTC
ULD
CTS
DLC
CTP
GT0
GT1
DT0
DT1
DZ0
DZ1
UL0
UL1
IL0
IL1
Initial data at power ON
L
L
L (10)
H
L
L
L (11)
L
L (12)
H
H
L
L
L
L (15)
L
L (16)
L
L
L (17)
L
L
L
L (19)
L
L
L
L
L (22)
L
L (23)
L
(13)
(14)
(18)
(20)
(21)
LSI internal signal I/O port Control data 0: Input 1: Output Normally, 0 IF count input sensitivity X'tal OSC ADJ 0 0 0 High(+390Hz) 100 010 1 1 0 20.5MHz (center value) 001 101 011 1 1 1 Low (-350Hz) 0 1 Normal Worse PDC *0 01 11 CTS 0 1
LSI test mode Normally, TEST0=0 TEST1=0 TEST2=0
High impedance Charge pump operation (unlocked) Charge pump operation (normal) IF count stop IF count normal operation
DO pin control data ULD 0 0 0 0 1 1 1 1 DO pin control data 2 IL0 0 1 0 1 IL1 0 0 1 1 IN Open SD pin state (PIN13) Pin I2 state (not used) Do not use 0 0 1 1 0 1 0 1 DT1 0 0 1 1 0 0 1 1 DT0 0 1 0 1 0 1 0 1 DO pin Low when unlocked end-AD end-UC (See IN below) Open end-AD end-UC (See IN below)
Unlock detection changeover UL0 0 1 0 1 UL1 0 0 1 1 E detection width Stop 0 0.5s 1s Detection pin output Open E output directly E extended by 1 to 2ms E extended by 1 to 2ms
IF count measuring time setting Frequency measurement GT1 GT0 Measurement time 4 8 32 64 Wait time CTP=0 3 to 4ms 3 to 4 7 to 8 7 to 8 CTP=1 1 to 2ms 1 to 2 1 to 2 1 to 2 Frequency measurement mode 1 cycle 1 cycle 2 cycles 2 cycles
No.A0976-26/45
LV25200M
IN3-1 tuner setting 2 Address 69h, Subaddress[ 0 0 ] BBBBAAAA 01230123
1
0
0
1
0
1
1
0
0
0
0
Address Code
D31-0 D31-1 L D31-2 D31-3 D31-4 D31-5 D31-6 D31-7
Sub Address Code
D31-10 D31-11 D31-12 D31-13 D31-14 D31-15 D31-16 D31-17 D31-18 D31-19 D31-20 D31-21 D31-22 D31-23 D31-24 D31-25 D31-26 D31-27 D31-28 D31-29 D31-30 D31-31 D31-8 D31-9
Initial data at power ON L
L
L
L (24)
L
L
L
L
L (25)
L
L
L
L
L (26)
L
L
L
L
L (27)
L
L
L
L
L
L
L
L
L (30)
L
L (65)
L
(28)
(29)
Internal monitor changeover 0 IF-Filter 1 No use
MSLOP 0 Mute_D (steep inclination) 1 Mute_D (gentle inclination)
Filter-Fix_SW D26 D27 Filter-Mode 0 0 Variable 1 0 Narrow-Fix 0 1 Wide-Fix 1 1 Dont Care
RF- DAC 000000000 100000000 010000000 110000000 001000000 101000000 011000000 111000000 000100000
* *
010111111 110111111 001111111 101111111 011111111 111111111
0.3V 7.1V
ANT- DAC 000000000 100000000 010000000 110000000 001000000 101000000 011000000 111000000 000100000
* *
010111111 110111111 001111111 101111111 011111111 111111111
0.3V 7.1V
Test-PAD--1 D2 D1 D0 OUT 000 VSM_SHIFTER 001 FM-Mute-ON-Adj 010 NC_GT(DACOUT) 0 1 1 SNC_DAC / ARAG(H) 100 HCC_DAC 101 SD_ADJ 1 1 0 Mute_ATT(DACOUT2) 111 Mute-ANG Test-PAD--2 D4 D3 OUT 00 W_AGC 01 N_AGC 1 0 A_IFGAIN 1 1 QDP_ADJ
TEST for DAC 0: Normal 1: Test-Mode
Band variable filter Narrow/wide Min (Max) value control Wide LMT Cont Narrow LMT Cont
D20 D21 D22 D23 D24 D25
000 100 010
* *
Min (40k)
000 100 010
* *
Max (220k)
101 011 111 Max (80k)
101 011 111 Min (150k)
Test-PAD--3 D7 D6 D5 OUT 000 F_IFGAIN 001 NULL_VOL 0 1 0 AFC_BW(TSOUT=-2VBE) 011 AM_RFAGC(S) 100 KEYD_AGC
No.A0976-27/45
LV25200M
IN3-2 tuner setting2 Address 69h, Subaddress[ 0 0 1 ] B 0 B 1 B 2 B 3 A 0 A 1 A 2 A 3
1
0
0
1
0
1
1
0
0
0
1
Address Code
Sub Address Code
D32-10
D32-11
D32-12
D32-13
D32-14
D32-15
D32-16
D32-17
D32-18
D32-19
D32-20
D32-21
D32-22
D32-23
D32-24
D32-25
D32-26
D32-27
D32-28
D32-29
D32-30
D32-31
Initial data at power ON L
S-Meter Shift(TSOUT) 00000 177A 10000 01000 11000 00100 10100 01100 11100 * * 01011 11011 00111 10111 01111 11111 221A
D32-0
D32-1 L
(31)
D32-2 L
D32-3 L
FM Mute-ON-Adj. /AM NC stop 00000 0.135 10000 01000 11000 00100 10100 01100
* *
D32-4 L
10011 01011 11011 00111 10111 01111 11111
D32-5 L
D32-6 L
(32)
D32-7 L
1.7
D32-8 L
FM Mute-ATT. /AM NC Gate-Time 000000 0.1 100000 010000 110000 001000 101000 011000
* *
D32-9 L
L
L
L
L
L
L
L
L (34)
L
L
L
L (35)
L
L
L
L
L
L
L (37)
L
L (65)
L
(33)
(36)
Weak input Mute changeover (Mute-ANG) 000 0.2 100 010 110 001 101 011 111 0.8
Tuner OFF mode 0 Normal 1 Tuner-OFF
FM-IF-Gain /AM NC Gain 0000 2.2 1000 0100 1100 0010 1010 0110 1110 0001 1001 0101 1101 0011 1011 0111 1111 2.8
0.14 2.7
100111 010111 110111 001111 101111 011111 111111
1.89
FM/AM SD Adjust (at SEEK) NC-AGC threshold voltage setting (at reception) 00000 0.25 10000 01000 11000 00100 10100 01100 11100 * * 01011 11011 00111 10111 01111 11111 2.65
No.A0976-28/45
LV25200M
IN3-3 tuner setting2 Address 69h, Subaddress[ 0 1 0 ] B 0 B 1 B 2 B 3 A 0 A 1 A 2 A 3
1
0
0
1
0
1
1
0
0
1
0
Address Code
Sub Address Code
D33-10
D33-11
D33-12
D33-13
D33-14
D33-15
D33-16
D33-17
D33-18
D33-19
D33-20
D33-21
D33-22
D33-23
D33-24
D33-25
D33-26
D33-27
D33-28
D33-29
D33-30
D33-31
D33-0
D33-1
D33-2
D33-3
D33-4
D33-5
D33-6
D33-7
D33-8
D33-9
Initial data at power ON
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L (42)
L
L
L
L
L
L
L
L
L
L
L
L (65)
L
(38)
(39)
(40)
(41)
(43)
(44)
(45)
FM/AM W-AGC Sensitivity 0 0 0 0 0.14 1000 0100 1100 0010 1010 0110 1110 0001 1001 0101 1101 0011 1011 0111 1 1 1 1 2.57
Keyed-AGC /AM-IF-Gain 0000 0.14 1000 0100 1100 0010 1010 0110 1110 0001 1001 0101 1101 0011 1011 0111 1111 2.2
Vref 2.7V ADJ Null Voltage 00000 0.87 10000 01000 11000 00100 10100 01100
* *
00 10 01 11
Low Typ Little High High
10011 01011 11011 00111 10111 01111 11111
1.8
Mute-ATT-SW/AM-Vsm-Shift 0 0 Low(Steep inclination) 10 01 1 1 High(Gentle inclination)
FM/AM N-AGC Sensitivity 0000 1000 0100 1100 0010 1010 0110 1110 0001 1001 0101 1101 0011 1011 0111 1111
0.2
2.5
SD detection band width setting (at FM-SEEK) Band variable filter start point setting (FM reception) 0000 0.54 1000 0100 1100 0010 1010 0110 1110 0001 1001 0101 1101 0011 1011 0111 1111 2.19
QD P-ADJ 0000 1000 0100 1100 0010 1010 0110 1110 0001 1001 0101 1101 0011 1011 0111 1111
0.83
1.39
No.A0976-29/45
LV25200M
IN3-4 tuner setting2 Address 69h, Subaddress[ 0 1 1 ] B 0 B 1 B 2 B 3 A 0 A 1 A 2 A 3 Pi-Can (Pilot Cancel Level Control) 0 0 Center (AM-NC=OFF ) 1 0 Low (same as above) 0 1 High (same as above) 1 1 OFF ( AM-NC=ON)
Noise-AGC 0 No Limit 1 Limit
1
0
0
1
0
1
1
0
0
1
1
Address Code
Sub Address Code
D34-10
D34-11
D34-12
D34-13
D34-14
D34-15
D34-16
D34-17
D34-18
D34-19
D34-20
D34-21
D34-22
D34-23
D34-24
D34-25
D34-26
D34-27
D34-28
D34-29
D34-30
D34-31
D34-0
D34-1
D34-2
D34-3
D34-4
D34-5
D34-6
D34-7
D34-8
D34-9
Initial data at power ON
L
L
L
L
L
L
L
L
L (47)
L
L
L
L
L (48)
L
L
L
L
L
L
L
L
L
L (53)
L
L
L
L
L
L
L (65)
L
(46)
(49)
(50)
(51) (52)
(54)
(55) (56) (57)
SNC DAC/(AM-RF-AGC) Amp threshold (gentle inclination side) 00000 0.07(1.35) (1 0 0 0 0 01000 11000 00100 10100 01100 11100 * * 01011 11011 00111 10111 01111 11111 1.15(2.46)
SNC inclination 00 10 01 11
NC-forced AGC application point changeover 0 For AM 1 For FM
De-emphasis 0 50s 1 75s
AC-S meter load changeover 0 Hi 1 Low
Force MONO 0 Normal 1 Forced MONO
Noise-Sens setting 00 Easy to detect 10 01 11 Difficult to detect
Separation control 000000 L-R Level Max. 100000 010000 110000 001000 101000 011000 111000 * * 010111 110111 001111 101111 011111 111111 L-R Level Min.
FM/AM HCC DAC. 00000 10000 01000 11000 00100 10100 01100 11100
* *
01011 11011 00111 10111 01111 11111
0.5 1.5
Noise-AGC Threshold voltage forced application 0 OFF(Normal) 1 ON(controlled with SD-ADJ-DAC)
No.A0976-30/45
LV25200M
IN3-5 tuner setting2 Address 69h, Subaddress[ 1 0 0 ] B 0 B 1 B 2 B 3 A 0 A 1 A 2 A 3
1
0
0
1
0
1
1
0
1
0
0
Address Code
Sub Address Code
D35-10
D35-11
D35-12
D35-13
D35-14
D35-15
D35-16
D35-17
D35-18
D35-19
D35-20
D35-21
D35-22
D35-23
D35-24
D35-25
D35-26
D35-27
D35-28
D35-29
D35-30
D35-31
D35-0
D35-1
D35-2
D35-3
D35-4
D35-5
D35-6
D35-7
D35-8
D35-9
Initial data at power ON
L
L
L
L
L
L
L
L
L
L (61)
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L
L (65)
L
(58)
(59) (60)
(62)
(63)
(64)
VCO ON During measurement: Hi HCC SW 1 FM 0 AM
MRC Sensitivity 0 0 Low 10 01 1 1 High MRC Time constant (Attack: Release Time) 0 0 Short 10 01 1 1 Long
MPX VCO (Free-Run Freq. Control) 000000 Freq=Low 100000 010000 110000 001000 101000 011000 111000 * * 010111 110111 001111 101111 011111 11111 Freq=High
"Filter-Wide fixed" Filter-initial adjustment sensitivity/AM-RF-AGC D12-14 Gain Gain adjustment Amp threshold D15-19 CF CF adjustment (steep inclination side) 0000 0.37 D20-24 BW/G BW/G adjustment 1000 0100 1100 "Gain adjustment" "BW/G adjustment" "CF adjustment" 0010 D12 13D D14 D20 * * * D24. D15 * * * D19. 1010 111 1 1 1 1 1 CF Left Shift 1 1 1 1 1 BW(W)G Gain Low 0110 011 01111 01111 1110 101 10111 10111 0001 000 Typical * * 1001 100 * * 0101 010 01001 01001 1101 110 Gain High 10001 10001 0011 0 0 0 0 0 Typical 0 0 0 0 0 Typical 1011 10000 10000 0111 01000 01000 1111 2.04
* * * *
10110 01110 11110
CF Right Shift
10110 01110 11110
BW(N)G
No.A0976-31/45
LV25200M
BIT Control Standard: Reference Value
1. FM S-meter shifter
LSB D32-0 0 0 1 LSB D32-5 0 1 1 LSB D32-10 0 0 1 0 1 1 D32-11 0 0 1 D32-16 D32-12 0 0 1 0 1 1 D32-13 D32-14 LSB D32-17 D32-6 0 1 1 D32-7 0 1 1 0 0 1 D32-8 D32-1 0 0 1 D32-2 0 0 1 D32-3 0 0 1 0 1 1 0 0 1 D32-18 0 0 1 MSB Function D32-4 0 1 1 MSB Function D32-9 0 0 1 MSB D32-15 0 1 1 Function MSB Function
Vsm(DC)=1.85V: +8dB Vsm(DC)=1.85V: 0dB Vsm(DC)=1.85V: -7dB
2-1. FM Mute-ON-adj
2-2. AM NC stop
LSB D32-5 D32-6 D32-7 D32-8 MSB Function D32-9
-3dB Limitting sens: -6dB -3dB Limitting sens: 0dB -3dB Limitting sens: +10dB
0
0
0
0
0
Vsm (DC) for AM NC STOP=0.3V
0
0
0
0
1
Vsm (DC) for AM NC STOP=2.3V
1
1
1
1
1
Vsm (DC) for AM NC STOP=4.2V
3-1. FM Mute-ATT
3-2. AM NC Gate-Time
LSB D32-10 D32-11 D32-12 D32-13 D32-14 MSB D32-15 Function
MUTE attenuation: -0.5dB MUTE attenuation: -13dB MUTE attenuation: -25dB
0
0
0
0
0
0
INPUT=60dBV: 1000s
0
0
0
0
0
1
INPUT=60dBV: 350s
1
1
1
1
1
1
INPUT=60dBV: 200s
4. FM weak input Mute changeover (FM Mute-ON-adj:0000)
INPUT=-20dBV V42: 1.45V INPUT=-20dBV V42: 2.0V INPUT=-20dBV V42: 2.7V
No.A0976-32/45
LV25200M
5-1. FM SD Adjust
LSB D32-19 0 0 1 LSB D32-24 0 0 1 LSB D33-0 0 0 1 LSB D33-4 0 0 1 D33-5 0 0 1 D33-6 D33-1 0 0 1 D33-2 D32-25 0 0 1 D32-26 D32-20 0 0 1 D32-21 0 0 1 0 0 1 0 0 1 D32-22 0 0 1 0 0 1 MSB D32-23 0 1 1 MSB D32-27 0 1 1 MSB Function D33-3 0 1 1 MSB Function D33-7 0 1 1 Function Function
5-2. AM SD Adjust
LSB D32-19 D32-20 D32-21 D32-22 MSB D32-23 Function
SD on level: -19dB SD on level: 0dB SD on level: +20dB
0
0
0
0
0
SD on level: -13dB
0
0
0
0
1
SD on level: 0dB
1
1
1
1
1
SD on level: +25dB
6-1. FM IF-Gain
450kHz limit AMP: -6dB 450kHz limit AMP: 0dB 450kHz limit AMP: +6dB
7-1. FM W-AGC
7-2. AM W-AGC
LSB D33-0 D33-1 D33-2 MSB Function D33-3
W-AGC on level: -2dB W-AGC on level: 0dB W-AGC on level: +2dB
0
0
0
0
N-AGC on level: -9.5dB
0
0
0
1
N-AGC on level: 0dB
1
1
1
1
W-AGC on level: +6dB
8-1. FM N-AGC
8-2. AM N-AGC
LSB D33-4 D33-5 D33-6 MSB Function D33-7
N-AGC on level: -9dB N-AGC on level: 0dB N-AGC on level: +6dB
0
0
0
0
N-AGC on level: -10dB
0
0
0
1
N-AGC on level: 0dB
1
1
1
1
N-AGC on level: +6.5dB
No.A0976-33/45
LV25200M
9-1. FM Keyed-AGC
LSB D33-10 D33-8 0 0 1 LSB D33-25 0 1 0 1 LSB D34-6 0 0 0 0 1 LSB D34-11 0 0 1 LSB D35-27 0 1 0 1 D34-12 0 0 1 D34-13 0 0 1 D34-14 D34-7 0 0 0 0 1 D34-8 0 0 0 0 1 D34-9 D33-9 0 0 1 MSB D33-11 0 1 1 MSB D33-26 0 0 1 1 MSB D34-10 Function 0 1 0 1 1 0 0 1 1 1 MSB D34-15 Function 0 0 0 1 1 1 MSB D35-28 0 0 1 1 Function Function Function
9-2. AM IF-Gain
LSB D33-10 D33-8 D33-9 MSB D33-11 Function
0
V38 for Keyed AGC ON: 0.12V
0
0
0
0
AM 450kHz AMP Gain: -7.5dB
0
V38 for Keyed AGC ON: 1.2V
0
0
0
1
AM 450kHz AMP Gain: 0dB
1
V38 for Keyed AGC ON: 2.1V
1
1
1
1
AM 450kHz AMP Gain: -4.5dB
10-1. FM Mute-ATT-SW
10-2. AM Vsm-shifter
LSB D33-25 MSB D33-26 Function
MUTE attenuation at V42=1V: -6dB MUTE attenuation at V42=1V: -8dB MUTE attenuation at V42=1V: -13dB MUTE attenuation at V42=1V: -19dB
0 1 0 1
0 0 1 1
Vsm(DC)=1.5V ANT IN: 30dBV Vsm(DC)=1.5V ANT IN: 38dBV Vsm(DC)=1.5V ANT IN: 45dBV Vsm(DC)=1.5V ANT IN: 55dBV
11-1. FM SNC DAC
SEPARATION=15dB INPUT: -26dB SEPARATION=15dB INPUT: -6dB SEPARATION=15dB INPUT: 0dB SEPARATION=15dB INPUT: +5dB SEPARATION=15dB INPUT: +11dB
12-1. FM HCC DAC
12-2. AM HCC DAC
LSB D34-11 D34-12 D34-13 D34-14 MSB D34-15 Function
V29 at 10kHz mod, -6dB: 0.4V V29 at 10kHz mod, -6dB: 0.85V V29 at 10kHz mod, -6dB: 1.3V
0
0
0
0
0
V29 at 4kHz mod, -6dB: 0.04V
0
0
0
0
1
V29 at 4kHz mod, -6dB: 0.82V
1
1
1
1
1
V29 at 4kHz mod, -6dB: 1.3V
13-1. MRC Time constant
Pin 39 output current: 2.9A Pin 39 output current: 2.2A Pin 39 output current: 1.5A Pin 39 output current: 0.8A
No.A0976-34/45
LV25200M
Description Of Control Data
No. (1) (2) Control block/data Programmable divider data P0 to P15 AM OSC dividing ratio OSC D1,OSC D2 Description Data to set the dividing ratio of the programmable divider. Binary value with P0 as LSB and P15 as MSB OSC dividing ratio determination for AM OSC D1 and OSC D2 OSC D1 0 0 1 1 (3) General-purpose counter measurement start control CTE CTE (4) Reference divider data R0 to R3 R3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 (5) Stop of programmable divider DVS (6) (7) Tuner mode changeover AM/FM Tuner mode changeover SEEK1, SEEK2 =1: Count start =0: Count reset Reference frequency (fref) selection data R2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 R1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 R0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 Reference frequency (kHz) Do not use 100 25 25 12.5 6.25 3.125 3.125 10 Do not use 5 1 Do not use Do not use Do not use Do not use CTS GT0,GT1 CTP CTC P0 to P15 OSC D1,D2 MODE1, IF buffer control output Do not use STOP RDS SEEK MODE2 SEEK2 0 0 1 1 OSC D2 0 1 0 1 Dividing ratio 10-division 8-division 6-division 4-division CTS GT0,GT1 CTP CTC Related data AM/FM OSC D1,D2 AM/FM P0 to P15
General-purpose counter measurement start data
DVS=0: PLL-IN pin in IC stopped (pulled-down) 1: PLL-IN pin in IC selected Set number of divisions (N): 272 to 65536 Input frequency range: 120 to 270MHz * For details, refer to "Programmable Divider Composition." AM/FM mode changeover 1=AM 0=FM Data to determine the mode of tuner SEEK1 0 1 0 1
Continued on next page.
No.A0976-35/45
LV25200M
Continued from preceding page.
No. (8) Control block/data PLL filter changeover MODE1,MODE2 Description Data to select/changeover the PLL filter MODE1 0 0 1 1 1 1 0 0 0 0 (9) OSC dividing ratio control WEATHER DIV_SW3 MODE2 0 0 0 0 0 0 1 1 1 1 AM/FM 0 1 0 0 0 1 0 0 0 1 SEEK1 * * 1 0 1 * 1 0 1 * SEEK2 * * 1 1 0 * 1 1 0 * AM filter OFF ON OFF OFF ON ON OFF OFF ON ON * don't care FM filter ON OFF ON ON OFF OFF ON ON ON ON AM/FM P0 to P15 OSC D1, OSC D2 Related data AM/FM SEEK1, SEEK2
Data to set the OSC dividing ratio at reception of AM/FM/WB WEATHER 0 0 1 1 DIV_SW3 0 1 0 1 Dividing ratio 2-division 3-division 1-division 1-division
(10)
IC internal signal I/O port Control data
Data to designate I/O of the I/O port "Data" =0: input port Select "0" normally. =1: output port Select "1" for IC test * Select "0" for cases other than IC test.
(11)
X-TAL OSC Fine adjustment data
Data to detune the reference frequency X'tal=20.5MHz when beat has occurred Variable by about 100Hz per bit in eight steps of 0 to 7 bits X'tal to be loaded with the external capacity at the 3-bit (110) setting X'tal OSC ADJ 000 100 010 110 001 101 011 111 +390Hz +250Hz +110Hz X'tal (center value) -100Hz -190Hz -280Hz -350Hz
(12)
AMSD speedup SDSPEED
Data to speed up the SD rise time in the AM mode "SDSPEED"=0: NORMAL mode =1: speedup mode Data to control the DO pin output IL1 0 0 1 1 Il0 0 1 0 1 Open SD pin state (PIN13) Pin I2 state (not used) Do not use IN
(13)
DO pin Control data IL0,IL1
Open when I/O-1 and I/O-2 pins are designated as output ports. Note) Do not use with X'tal OSC STOP (DO does not change) (14) AM/FM-AGC ON Control data FMAGC_ON AMAGC_ON (15) IF count sensitivity deterioration control data CTC Data to make AGC of each of AM and FM effective "FMAGC_ON"=0: NORMAL mode =1: Forced ON mode "AMAGC_ON"=0: NORMAL mode =1: Forced ON mode For AM For FM
Decrease the input sensitivity with CTC=1. * Do not attempt change of bits during count (except for EVR).
Continued on next page.
No.A0976-36/45
LV25200M
Continued from preceding page.
No. (16) Control block/data General-purpose counter Control data GT0, GT1 CTP Description Data to determine the general-purpose counter measurement time (frequency mode) and number of cycles (cycle mode). Frequency measurement GT1 GT0 Measurement time 0 0 1 1 0 1 0 1 4ms 8ms 32ms 64ms Wait time CTP=0 3 to 4ms 3 to 4ms 7 to 8ms 7 to 8ms CTP=1 1 to 2ms 1 to 2ms 1 to 2ms 1 to 2ms Cycle measurement mode 1 cycle 1 cycle 2 cycles 2 cycles Related data
CTP=0: General-purpose counter input stopped at counter reset (CTE=0) =1: General-purpose counter input not stopped and the wait time shortened at counter reset (CTE=0) Except that Immediately after setting of CTP=1, it is necessary to wait for counter start till the general-purpose counter input pin is biased. (17) DO pin control data ULD DT0, DT1 Data to determine the output of DO pin. ULD 0 0 0 0 1 1 1 1 DT1 0 0 1 1 0 0 1 1 DT0 0 1 0 1 0 1 0 1 Do not use end-UC IN (*1) Open Do not use end-UC IN (*1) DO pin Low when unlocked
end-UC: Count over of the general-purpose counter
Start
End (I-1 change)
CE:Hi
DO
(18)
Unlock detection data UL0, UL1
Data to select the phase error (E) detection width in order to check PLL for locking. Phase error exceeding the E detection width shown in the table below is determined to indicate unlock. At unlock, the detection pin (DO) becomes Low. UL1 0 0 1 1 UL0 0 1 0 1 E detection width Stop 0 0.5s 1s Detection pin output Open E output directly E extended by 1 to 2ms E extended by 1 to 2ms
ULD DT0, DT1

1 to 2ms
E DO
Extension
Unlock output
(19) IF count operation control data CTS (20) Sub-charge pump control data PDC0, PDC1 Data to select the general-purpose counter input pin (HCTR) in IC CTS=1: HSTR pin in IC selected 0: HCTR pin in IC pulled down Data to control the sub-charge pump PDC1 0 1 1 PDC0 * 0 1 Sub-charge pump state High impedance Charge pump operating (unlocked) Charge pump operating (normal) (*: don't care) * The sub-charge pump output is connected internally with the LPF FET gate. The sub-charge pump and the PD (main charge pump) pin are combined to form the fast lockup circuit. * Except that this may not be effective depending on the filter multiplier (lighter filter). UL0, UL1, DLC
Continued on next page.
No.A0976-37/45
LV25200M
Continued from preceding page.
No. (21) data DZ0, DZ1 Control block/data Phase comparator control Description Data to control the dead band of phase comparator DZ1 0 0 1 1 (22) Charge pump control data DLC DZ0 0 1 0 1 Deadban mode DZA DZB DZC DZD Related data
* DZA at power ON and power reset Data to set the charge pump output to the low level (VSS level) in a forced manner. DLC=1: Low level =0: Normal operation * When the VCO control voltage (Vtune) is deadlocked because VCO stops oscillation at 0V, this data sets the charge pump output to the low level and Vtune to VCC, enabling escape from the deadlock state. Normal operation mode at power ON and power reset (23) IC test data TEST0 TEST1 TEST2 (24) (25) RF-DAC control D31-0 to D31-8 Internal monitor changeover data D31-9 (26) (27) ANT-DAC control D31-10 to D31-18 MSLOP Control changeover data D31-19 (28) Band variable filter control data D31-20 to D31-25 Causes application of the control voltage to the ANT tuning circuit (varactor). 9BIT Data to change over the FM MUTE curve inclination. MSLOP 1BIT 0 1 Mute_D (steep inclination) Mute_D (gentle inclination) IC test data Set as follows: TEST0=0 TEST1=0 TEST2=0 * All of test data is set to "0" at power ON and power reset. Causes application of the control voltage to the RF tuning circuit (varactor). 9BIT Data to changeover the internal monitor. 1BIT
Narrow/wide band - (MIN/MAX) data to set the band variable filter Each 3bits for narrow and wide bands Band variable filter Narrow/wide band MIN/MAC control value Narrow LMT Cont D20 D21 D22 000 100 010 * * 101 011 111 Min (40k) Wide LMT Cont D23 D24 D25 Max (220k) 000 100 010 * * 101 011 Min (150k) 111
Max (80k)
(29)
Band variable filter mode setting D31-26 to D31-27
Data to set the mode of band variable filter. 2BIT Filter-Fix_SW D26 0 1 0 1 D27 0 0 1 1 Filter-Mode Variable Narrow-Fix Wide-Fix Dont Care
(30) (31) (32)
DAC TEST select data D31-29 S-meter shifter control D32-0 to D32-4 FM MUTE-ON-adj/ AM NC stop control D32-5 to D32-9
Data to select the output circuit of internal DAC circuit Controls the output value of FM S-METER shifter circuit. 5BIT FM: Controls FM MUTE-ON-adj characteristic. AM: Controls the sensitivity of AM NC stop. 5BIT FM: Controls FM MUTE-ATT characteristic. AM: Controls the width of AM NC Gate-Time characteristic. 6BIT
(33)
FM MUTE-ATT/ AM NC Gate-Time control D32-10 to D32-15
Continued on next page. No.A0976-38/45
LV25200M
Continued from preceding page.
No. (34) Control block/data Weak input MUTE changeover D31-16 to D31-18 (35) AM/FM SD-adj NC-AGC threshold voltage setting data D31-19 to D32-23 (36) FM IF-Gain /AM NC Gain control data D32-24 to D32-27 (37) TUNER OFF setting data D32-28 Controls Gain of FM IF limiter AMP. Controls also Gain of IF limiter AMP in the AM mode similarly to the FM mode. 4BIT Data to set the mode to turn OFF the tuner. 1BIT Tuner OFF mode 0 1 (38) (39) (40) AM/FM WAGC setting data D33-0 to D33-3 AM/FM NAGC setting data D33-4 to D33-7 Keyed-AGC/ AM-IF-Gain setting data D33-8 to D33-11 (41) SD detection bandwidth setting/band variable filter start point setting data D33-12 to D33-15 (42) (43) (44) Null Voltage setting data D33-16 to D33-20 QDP-ADJ setting data D33-21 to D33-24 FM MUTE-ATT SW/AM S-meter shifter control D33-25 to D33-26 Controls the FM Null voltage. 5BIT Controls the FM QDP voltage. 4BIT FM: Controls FM MUTE-ATT-SW characteristic. 2BIT AM: Controls S-meter shifter circuit output value. Mute-ATT-SW/AM-Vsm-Shift 00 10 01 11 (45) VREF2.7V adj control D33-27 to D33-28 High (gengle inclination) Low (steep inclination) Normal operation Tuner-OFF Controls SD characteristic of AM/FM. Sets the threshold voltage of NC-AGC. 5BIT Changes over weak input MUTE. 3BIT Description Related data
Data to set the AM/FM WAGC sensitivity. 4BIT Data to set the AM/FM NAGC sensitivity. 4BIT Controls FM Keyed-AGC sensitivity. Controls AM-IF-GAIN. 4BIT Used to set the SD detection bandwidth at FM-SEEK. Used to set the start point of band variable filter at FM reception. 4BIT
Sets the Vref2.7V output voltage to the target value. 2BIT Vref2.7V ADJ 00 10 01 11 Low Typ Little High High
(46) (47)
Separation control D34-0 to D34-5 FM SNC/ AM-RF-AGC AMP Threshold value (gentle inclination side) setting data D34-6 to D34-10
Controls separation of L/R output level in the FM stereo mode. 6BIT Sets FM SNC characteristic. Sets AM-RF-AGC AMP (gentle inclination side) threshold voltage. 5BIT
(48) (49)
FM/AM HCC setting data D34-11 to D34-15 SNC inclination setting data D34-16 to D34-17
Sets HCC characteristic of FM and AM. 5BIT Sets inclination of SNC voltage (sets the separation curve). 2BIT SNC inclination 00 10 01 11
Continued on next page.
No.A0976-39/45
LV25200M
Continued from preceding page.
No. (50) Control block/data Pilot cancel control D34-18 to D34-19 2BIT Description Data to control the pilot cancel degree. Pi-Can (Pilot Cancel Level Control) 00 10 01 11 (51) De-emphasis select data D34-20 Center (AM-NC=OFF) Low (same as above) High (same as above) OFF (AM-NC=ON) Related data
Data to select the De-Emphasis constant of L/R output. 1BIT De-emphasis 0 1 50s 75s
(52)
Force NOMO setting data D34-21
Data to force L/R output to the MONO mode. 1BIT 0 1 Normal Forced MONO
(53)
Noise-AGC Threshold voltage forced application data D34-23
Data to change the sensitivity by applying the Noise-AGC Threshold voltage in a forced manner. 1BIT Noise-AGC Threshold voltage forced application 0 1 OFF (Normal) ON(control with SD-ADJ-DAC)
(54)
Noise sensitivity setting data D34-24 to D34-25
Controls the noise detection sensitivity. Noise-Sens setting 2BIT 00 10 01 11 Easy to detect Difficult to detect
(55)
AC S-meter Load changeover data D34-26
S-meter output (Vsm2_sub): Data to change over the output impedance (internal load resistance) of pin 40 1BIT AC-S meter load changeover 0 1 Hi (7k) Low (3.5k)
(56)
Noise-AGC limit setting data D34-27
Data to changeover the AGC limiter of noise canceller. 1BIT Noise-AGC 0 1 No Limit (AGC easy to be effective) Limit (AGC difficult to be effective)
(57)
D34-28
No function 1BIT 0 1 0 : Normal setting
(58) (59)
MPX VCO control data D35-0 to D35-5 VCO ON measurement bit D35-6
Data for control to the MPX-VCO block free-run oscillation frequency of 304kHz 6BIT MPX-VCO block free-run oscillation frequency During measurement: High 1BIT Data to change the HCC function AM/FM mode 1BIT HCC SW 1 0 FM AM
(60)
HCC SW changeover bit D35-6
(61)
Filter-Wide fixed sensitivity/ AM-RF-AGC AMP Threshold value (steep inclination side) setting data D35-8 to D35-11
Sets the Filter-Wide fixed sensitivity. Sets the AM-RF-AGC AMP (steep inclination side) threshold voltage. 4BIT
(62)
Filter initial adjustment bit D35-12 to D35-24
Data for various initial settings of the filter 13BIT D12-14 D15-19 D20-24 Gain CF BW/G Gain adjustment CF adjustment BW/G adjustment
Continued on next page.
No.A0976-40/45
LV25200M
Continued from preceding page.
No. (63) Control block/data MRC Sensitivity Setting data D35-25 to D35-26 Data for sensitivity setting of MRC MRC sensitivity 2BIT 00 10 01 11 (64) MRC Time constant setting data D35-27 to D35-28 Low High Description Related data
MRC time constant (Attack/Release Time) setting data 2BIT MRC time constant (Attack: Release Time) 00 10 01 11 Long Short
(65)
D31-29 to D31-31 D32-29 to D32-31 D33-29 to D33-31 D34-29 to D34-31
Sub-Code Address Each 3 bits
DO Output Data (Serial Data Output) Composition
[3] OUT
Address
DI
01010100
First Data OUT C19 C18 C17 C16 C15 C14 C13 C12 C11 C10
SD
C9
C8
C7
C6
C5
C4
C3
C2
C1
DO
(1) IN-PORT
No. (1) Control block/data I/O port data I5 to I1 data output mode becomes effective. Pin state=Hi: 1 =Low: 0 Currently, only pin 14 (SD state) (2) General-purpose counter binary data C19 to C0
(2) U-CTR
Description Related data TEST-BIT (I/O-PORT)
I/O port; Data latching the state of pin 14 and other pins become I1 to I5. Latched when the
Data latching the content of general-purpose counter (20-bit binary counter) becomes C19 to C0. C19 MSB of binary counter C0 LSB of binary counter
C0
I5
I4
I2
I1
CTS0 CTS1 CTE
Programmable Divider Composition
4bits PLLIN DVS Swallow Counter Programmable Divider 12bits fvco/N PD ferf E
fvco=ferf x N
DVS 1 0 Set number of divisions (N) 272 to 65535 Input frequency range (f [MHz]) 120 f 270 PULL-IN pin in IC Selected Stopped
* The input sensitivity is not shown here because the IC inside is closed.
No.A0976-41/45
LV25200M
Composition of The General-Purpose Counter
The general-purpose counter consists of 20-bit binary counters. The count result can be read from MSB through the DO pin.
General-purpose counter (20-bit binary counter) L S B 0 to 3 M S B 4 to 7 8 to 11 12 to 15 16 to 19 CTE
HCTR CTS
1 2
DO pin
(FIF)
4/8/32/64ms GT1, GT0
GT
C=FIF x GT
On the basis of GT0 and GT1 data, the measurement time for frequency measurement using the general-purpose counter can be selected from four types: 4,8,32,64 ms. By determining how many pulses are entered in the generalpurpose counter within one of these periods, the frequency of signal entered in HCTR in IC can be determined. CTP data: Data to determine the general-purpose counter input pin (HCTR) state at reset of this counter (CTE=0) CTP = 0: General-purpose counter input pin turned OFF (pulled down) = 1: General-purpose counter input pin not pulled down, but the wait time reduced to 1- 2 ms. When setting CTP=1, it must be set first not later than 4 ms before count start (CTE=1). When the counter is not to be used, set CTP=0.
Frequency measurement mode GT1 GT0 Measurement time 4ms 8ms 32ms 64ms 7 to 8ms Wait time CTP=0 3 to 4ms 1 to 2ms CTP=1
0 0 1 1
0 1 0 1
IF Counter Operation
Before count start with the general-purpose counter, set CTE=0 to reset the counter beforehand. The general-purpose counter starts counting by setting the serial data to CTE=1. Then, the count result of the counter must be read out while CTE=1. (With CTE=0, the general-purpose counter is reset.) The signal entered in the HCTR pin in IC is divided into one half internally, and transmitted to the general-purpose counter. Accordingly, the count result of general-purpose counter is the one-half value of the actual frequency entered in the HCTR pin in IC.
CE Frquency measurement time HCTR CTE=1 data
Wait time Measurement time
Input signal
No.A0976-42/45
LV25200M
For the integrating counter
* CTE=1 CE Internal data latch (CTE) * CTE=1 * CTE=0
GT
General-purpose counter Start end-UC (DO) * CTE: 0 1 * General-purpose counter Reset * General-purpose counter Start * Restart with new "1"
(Integration) Restart Reset
Count end
Count end
During integrating counting, the counts are accumulated in the general-purpose counter. Take care not to allow overflow of the counter. Count value: OH to FFFFFH (1,048,575) When the serial data (IN1) is re-transmitted while keeping CTE=1, the general-purpose counter restarts measurement and the integrating count results are added.
Phase Comparator/Charge Pump
(1) Phase comparator/charge pump operation In the PLL circuit block shown in Fig. 1, the phase comparator compares the phase difference of the reference frequency(fr) and comparative frequency (fp) and outputs the phase difference components from the charge pump.
RF Leak in case of strong input Phase Detector Charge Pump LPF VCO
Mixer
Reference Divider
fr
Programmable Divider
fp
Fig. 1 PLL circuit block
No.A0976-43/45
LV25200M
Output characteristics of the phase comparator/charge pump are shown in Fig. 2. The phase comparator outputs the output V that is proportional to the phase difference between fr and fp. By changing the setting of phase comparator dead zone mode, characteristics of phase comparator can be changed. Namely, the modes (DZA, DZB) to turn ON both P-CH and N-CH transistors of charge pump in case of extremely small phase difference and the mode (DZD) not to output the phase difference output in case of extremely small phase difference can be set. Fig. 2 Phase comparator/charge pump characteristics
V[V] DZA mode fp > fr DZB mode
V[V] fp > fr
err [ns]
err [ns]
fr > fp
Dead Zone (--)
fr > fp
Dead Zone(-)
V[V] DZC mode fp > fr DZD mode
V[V] fp > fr
err [ns] fr > fp Dead Zone0 fr > fp
err [ns]
Dead Zone (+)
(2) Characteristics of the Dead Zone mode The table below outlines characteristics in each dead zone mode.
Set data DZ1 0 0 1 1 DZ0 0 1 0 1 Dead zone mode DZA DZB DZC DZD Charge pump at phase difference 0 (Pch/Nch) ON/ON ON/ON ON or OFF OFF/OFF Dead zone width (Reference data) -- (-15[ns]) - (-8[ns]) 0 (0[ns]) + (+8[ns]) Do not use Remarks
No.A0976-44/45
LV25200M
(3) Guideline and cautions for selecting the Dead Zone mode Features of each Dead Zone mode and criteria for selection are described below: 1) DZA mode In the DZA mode, the correction signal is output from the charge pump even when the phase difference agrees between the reference frequency (fr) and comparative frequency (fp), which is advantageous in obtaining the high S/N ratio with ease. On the other hand, the side band of reference frequency component may occur, readily causing beats in case of strong input. This is a phenomenon occurring because the PLL loop reacts sensitively due to leak components through the mixer, modulating VCO. Occurrence of side band of reference frequency component in the local oscillator also causes leakage of reference components to IF, which tends to worsen the interference characteristics. 2) DZB mode The DZB mode is characterized by the reduced voltage of correction signal from the DZA mode though, similarly to the case of the DZA mode, the charge pump outputs the correction signal even when the phase difference agrees between the reference frequency (fr) and comparative frequency (fp). This mode features in easier achievement of high S/N ratio than DZC/DZD and improved beat and interference resistances. 3) DZC mode In the DZC mode, the correction signal is output from the charge pump according to the phase difference between the reference frequency (fr) and comparative frequency (fp). Extremely small noise may occur when the phase difference is around 0 [ns]. Do not use this mode at low temperature (-30C or less) because the S/N ratio may be deteriorated. 4) DZD mode In the DZD mode, the correction signal is output from the charge pump according to the phase difference between the reference frequency (fr) and comparative frequency (fp). The correction signal is not output when the phase difference is several [ns]. Accordingly, the S/N ratio becomes lower than other dead-zone modes, but beat and interference resistances can be improved.
SANYO Semiconductor Co.,Ltd. assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor Co.,Ltd. products described or contained herein. SANYO Semiconductor Co.,Ltd. strives to supply high-quality high-reliability products, however, any and all semiconductor products fail or malfunction with some probability. It is possible that these probabilistic failures or malfunction could give rise to accidents or events that could endanger human lives, trouble that could give rise to smoke or fire, or accidents that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design. In the event that any or all SANYO Semiconductor Co.,Ltd. products described or contained herein are controlled under any of applicable local export control laws and regulations, such products may require the export license from the authorities concerned in accordance with the above law. No part of this publication may be reproduced or transmitted in any form or by any means, electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written consent of SANYO Semiconductor Co.,Ltd. Any and all information described or contained herein are subject to change without notice due to product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor Co.,Ltd. product that you intend to use. Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. Upon using the technical information or products described herein, neither warranty nor license shall be granted with regard to intellectual property rights or any other rights of SANYO Semiconductor Co.,Ltd. or any third party. SANYO Semiconductor Co.,Ltd. shall not be liable for any claim or suits with regard to a third party's intellectual property rights which has resulted from the use of the technical information and products mentioned above.
This catalog provides information as of December, 2007. Specifications and information herein are subject to change without notice.
PS No.A0976-45/45


▲Up To Search▲   

 
Price & Availability of LV25200M

All Rights Reserved © IC-ON-LINE 2003 - 2022  

[Add Bookmark] [Contact Us] [Link exchange] [Privacy policy]
Mirror Sites :  [www.datasheet.hk]   [www.maxim4u.com]  [www.ic-on-line.cn] [www.ic-on-line.com] [www.ic-on-line.net] [www.alldatasheet.com.cn] [www.gdcy.com]  [www.gdcy.net]


 . . . . .
  We use cookies to deliver the best possible web experience and assist with our advertising efforts. By continuing to use this site, you consent to the use of cookies. For more information on cookies, please take a look at our Privacy Policy. X